Application-driven computers for Lattice Gauge
Q uantum chromodynamics (QCD) is a well-established theoretical framework to describe the properties and interactions of quarks and gluons, which are the building blocks of protons, neutrons, and other particles. In some physically interesting dynamical regions, researchers can study QCD perturbatively-that is, they can work out physical observables as a systematic expansion in the strong coupling constant. In other (often more interesting) regions, such an expansion isn't possible, so researchers must find other approaches.
The most systematic and widely used nonperturbative approach is lattice QCD (LQCD), a discretized, computer-friendly version of the theory Kenneth Wilson proposed more than 30 years ago.
1 In this framework, QCD is reformulated as a statistical mechanics problem that we can study using Monte Carlo techniques. Many physicists have performed LQCD Monte Carlo simulations over the years and have developed efficient simulation algorithms and sophisticated analysis techniques. Since the early 1980s, LQCD researchers have pioneered the use of massively parallel computers in large scientific applications, using virtually all available computing systems including traditional main-frames, large PC clusters, and high-performance systems.
We're interested in parallel architectures on which LQCD codes scale to thousands of nodes and on which we can achieve good price-performance and power-performance ratios. In this respect, highly competitive systems are QCD On a Chip (QCDOC) 2 and apeNEXT, 3 two customdesigned LQCD architectures that have been operating since 2004 and 2005, respectively, and IBM's BlueGene 4 series. These architectures are based on system-on-chip designs. In modern technologies, however, VLSI chip development costs are so high that an SoC approach is no longer possible for academic projects.
To address this problem, our QCD Parallel Computing on the Cell (QPACE) project uses a compute node based on IBM's PowerXCell 8i multicore processor and tightly couples it to a custom-designed network processor in which we connect each node to its nearest neighbors in a 3D toroidal mesh. To facilitate the network processor's implementation, we use a Xilinx Virtex-5 field-programmable gate array (FPGA). In both price and power performance, our approach is competitive with BlueGene and has a much lower development cost. Here, we describe our performance analysis and hardware benchmarks for the PowerXCell 8i processor, which show that it's a powerful option for LQCD. We then describe our architecture in detail and how we're addressing the various challenges it poses.
lattice Gauge theory computing LQCD simulations are among scientific computing's grand challenges. Today, a group active in high-end LQCD simulations must have access to computing resources on the order of tens of sustained Tflops-years.
Accurately describing LQCD theory and algorithms is beyond this article's scope. LQCD simulations have an algorithmic structure exhibiting high parallelism and several features that make it easy to exploit much of this parallelism. LQCD replaces continuous 4D space-time with a discrete and finite lattice (containing N = L 4 sites for a linear size L). All compute-intensive tasks involve repeated execution of just one basic step: the product of the lattice Dirac operator and a quark field ψ. In LQCD, a quark field ψ x ia is defined at lattice sites x = 1, . . . , N and carries color indices a = 1, . . . , 3 and spinor indices i = 1, . . . , 4. Thus, ψ is a vector with 12N complex entries.
As Equation 1 shows, the hopping term of the Wilson Dirac operator D h acts on ψ as follows (other discretization schemes exist, but the implementation details are all similar):
(1)
Here, μ labels the four space-time directions, and the U x,μ are the SU(3) gauge matrices associated with the links between nearest-neighbor lattice sites. The gauge matrices are themselves dynamical degrees of freedom and carry color indices (each of the 4N different U x,μ has 3 × 3 complex entries). The γ μ are the (constant) Dirac matrices, carrying spinor indices. Today, state-of-the-art simulations use lattices with a linear size L of at least 32 sites. Roughly speaking, the ideal LQCD simulation engine is a system that can keep the previously defined degrees of freedom in local storage and repeatedly apply the Dirac operator with very high efficiency. Explicit parallelism is straightforward. As Equation 1 shows, D h couples only nearestneighbor lattice sites, which suggests an obvious parallel structure for an LQCD computer: a ddimensional grid of processing nodes. Each node contains local data storage and a compute engine. We need only to map the physical lattice onto the processor grid as regular tiles (if d < 4, we fully map 4 − d dimensions of the physical lattice onto each processing node).
In the conceptually simple case of a 4D hypercubic grid of p 4 processors, each processing node would store and process a 4D subset of (L/p) 4 lattice sites. Each processing node handles its sublattice using local data. The nodes also access data corresponding to lattice sites that are just outside the sublattice's surface and are stored on nearest-neighbor processors. Processing proceeds in parallel for two reasons: there are no direct data dependencies for lattice sites that aren't nearest neighbor, and the same operations sequence runs on all processing nodes in lockstep mode.
Parallel performance will be linear in the number of nodes, as long as the programmer can evenly partition the lattice on the processor grid, and the interconnection bandwidth is large enough to sustain each node's performance.
We meet the first constraint easily for up to thousands of processors while the latter is less trivial • • because the required inter-node bandwidth increases linearly with p (we provide figures on bandwidth requirements later).
Conceptually, this case favors an implementation in which the most powerful processor available provides the total desired processing power and thus reduces processor count and node-tonode bandwidth requirements. IBM's Cell/B.E. (www.ibm.com/developerworks/power/cell) is therefore an obvious choice.
the PowerXcell 8i Processor's Performance
The Cell/B.E. processor contains one PowerPC processor element and eight synergistic processor elements.
5 Each SPE runs a single thread and has its own 256 Kbytes on-chip local store (LS) memory, which is accessible by direct memory access or local load/store operations to and from 128 general-purpose 128-bit registers. An SPE can execute two instructions per cycle, performing up to eight single-precision floating-point operations. Thus, the total single-precision peak performance of all eight SPEs on a Cell/B.E. is 204.8 Gflops at 3.2 GHz.
The PowerXCell 8i is an enhanced version of the Cell/B.E., with the same single-precision performance and a peak double-precision performance of 102.4 Gflops with IEEE-compliant rounding. It has an on-chip memory controller supporting a memory bandwidth of 25.6 Gbytes/s and a configurable Rambus FlexIO I/O interface that supports coherent and noncoherent protocols with a total bidirectional bandwidth of 25.6 Gbytes/s. Internally, all processor units are connected to the coherent element interconnect bus (EIB) by direct memory access (DMA) controllers.
Although it was developed for the PlayStation 3, the Cell/B.E. is obviously attractive for scientific applications as well. [6] [7] [8] This is even truer for the PowerXCell 8i. As we reported at the Lattice 2007 Conference, 8 we investigated this processor's performance extending a recently proposed theoretical model. 9 We now summarize our findings.
Performance Model
We consider two classes of hardware devices:
storage devices, such as registers or LSs, that store data and instructions and are characterized by their storage size and processing devices that act on data or transfer data/instructions from one storage device to another. Such devices can be floating-point (FP) units, DMA controllers, or buses and are characterized by their bandwidths β i and startup latencies λ i .
We can divide an algorithm implemented on a specific architecture into microtasks performed by our model's processing devices. The execution time T i of each task i is estimated by a linear ansatz,
where I i is the amount of processed data. In the following, we assume that all tasks can be run concurrently at maximal throughput and that suitable scheduling can hide all dependencies and latencies. Given this, the total execution time is
If T peak is the minimal achievable compute time for an application's FP operations in an "ideal implementation," we define the FP efficiency ε FP as ε FP = T peak /T exe . Figure 1 shows the dataflow paths and associated execution times T i that enter our analysis:
floating-point operations, T FP ; load/store operations between register file (RF) and LS, T RF ; off-chip memory access, T mem ; internal communications between SPEs on the same processor, T int ; external communications between different processors, T ext = max(T NIF , T link ); and transfers via the EIB (memory access, internal, and external communications), T EIB . We consider a communication network with a 3D torus topology in which the six inbound and six outbound links can simultaneously transfer data, each using a link bandwidth of 1 Gbyte/s. We also assume a balanced network interface providing a bandwidth of 6 Gbytes/s simultaneously in each direction between the Cell/B.E. and the network. (Current FPGA capabilities strongly constrain both the torus network's dimensionality and the bandwidth-specifically, the number of high-speed serial transceivers and the total pin count.) We take all other hardware parameters β i from the Cell/B.E. manuals (www.ibm.com/ developerworks/power/cell). We now describe the results of our performance analysis for different optimizations of the main LQCD kernel.
lattice QcD Kernel
Computing Equation 1 on a single lattice site amounts to 1,320 (double-precision) FP instructions (not counting sign flips and complex conjugation) and thus yields a T peak of 330 cycles per site. However, executing Equation 1 requires at least 840 multiply-add operations and T FP = 420 cycles per lattice site. Thus, any implementation of Equation 1 on an SPE can't perform better than 78 percent of peak.
The lattice data layout greatly influences the cost of load/store operation for the operands of Equation 1 (9 × 12 + 8 × 9 complex numbers), as well as the time spent on remote communications. We assign to each Cell/B.E. a local lattice with 
On average, each SPE has A int neighboring sites on other SPEs within a Cell/B.E. and A ext neighboring sites outside a Cell/B.E. We investigated two data layout strategies: In the first, all data are stored in the SPEs' on-chip LS; in the second, the data are stored in off-chip main memory (MM). data in on-chip memory (ls). In this case, we require that all data for a repeated compute task are held in the SPEs' LS. The LS must also hold a minimal program kernel, the runtime environment, and intermediate results. Therefore, the storage requirements strongly constrain the local lattice volumes V SPE and V Cell .
A spinor field ψ x needs 24 real words-or 192 bytes in DP-per site, while a gauge field U x,μ needs 18 words (144 bytes Multiple buffering schemes alternate several buffers to either process or load/store data. This permits concurrent computation and data transfer at the price of additional storage (here, in the LS). One way to implement such a scheme is to compute Equation 1's hopping term on a 3D slice of the local lattice and then move the slice along the fourth direction. Each SPE processes all sites along the fourth direction, and the SPEs are logically arranged as a 2 3 × 1 grid both to minimize internal SPE communications and to balance external ones. To have all of Equation 1's operands available in the LS, we must be able to keep in the LS the U-and ψ-fields associated with all sites of three 3D slices at the same time. This optimization requirement again constrains the local lattice size, now to V Cell ≈ 800 × L 4 sites. Table 1 shows the predicted microtask execution times for the two data layouts and reasonable local lattice size choices. In the LS case, the theoretical efficiency of roughly 27 percent is limited by the communication bandwidth (T exe ≈ T ext ). This is also the limiting factor for the MM case's smallest local lattice; for larger local lattices, the memory bandwidth is the limiting factor (T exe ≈ T mem ).
We have applied our performance model to various linear algebra kernels and verified it by hardware benchmarks. It's not strictly necessary to benchmark the full implementation of a representative QCD kernel such as Equation 1 because, in all relevant cases, T FP is far from being the limiting factor. Instead, we've performed hardware benchmarks with the same memory access pattern as in Equation 1, using the above-mentioned multiple buffering scheme for the MM case. We found that execution times were at most 20 percent higher than the theoretical predictions for T mem . (The freely available full-system simulator is not useful in this respect because it doesn't model memory transfers accurately.) Other researchers have reported on benchmarks that use a lattice layout similar to the LS case but that keep only the gauge fields in LS, while spinor fields are accessed in MM.
10 They found efficiencies above ε FP = 20 percent.
local store DMA transfers
Because DMA transfer speeds determine T mem , T int , and T ext , it's crucial that we optimize them to exploit the Cell/B.E. performance. Our analysis of detailed micro-benchmarks for LS-to-LS transfers shows that Equation 2's linear model doesn't accurately describe execution time for DMA operations with arbitrary size I and arbitrary address alignment. We therefore refined our model to account for data transfer fragmentation and the buffers' source and destination addresses (A s and A d , respectively): ) is the approximate peak value. Otherwise, if the alignments don't match (δA isn't a multiple of 128), we encounter an additional latency of λ a ≈ 16 cycles for each transferred 128-byte block, reducing β eff by roughly a factor of two. Figure 2 shows how clearly these effects are observed in our benchmarks and how accurately Equation 4 describes them.
Discussion
Our performance model and hardware benchmarks identified the PowerXCell 8i processor as a promising option for LQCD. We expect that a sustained performance above 20 percent is possible on large machines. Parallel systems with O(2000) PowerXCell 8i processors add up to approximately 200 Tflops (DP peak), which corresponds to roughly 50 Tflops sustained for typical LQCD applications. As we discussed earlier, a simple nearest-neighbor d-dimensional interconnection among these processors is all we need to support our algorithms' data exchange patterns. This simple structure allows for a fast and costeffective design and construction of our forthcoming QCD-oriented number cruncher.
the QPAce Project
QPACE is a collaborative development effort among several academic institutions and the IBM development lab in Böblingen, Germany, to design, implement, and deploy a next genera- In the following, we describe the key elements of the QPACE architecture.
Node card
The main building blocks of QPACE are the node cards. These processing nodes, which run independently of each other, include two main components:
a PowerXCell 8i processor, which provides the computing power; and a network processor (NWP), which implements a dedicated interface to connect the processor to a 3D high-speed torus network used for communications between the nodes and to an Ethernet network for I/O.
We keep additional logic-to boot and control the machine-to the bare minimum. Furthermore, the node card contains 4 Gbytes of private memory, which is sufficient for all the data structures (and auxiliary variables) of present-day local lattice sizes. We implemented the NWP using an FPGA (Xilinx Virtex-5 LX110T), which lets us develop and test logic reasonably fast and keep development costs low. However, the devices themselves tend to be expensive (in our case, Xilinx's support of QPACE makes this issue less critical). The NWP's main task is to route data between the Cell/B.E. processor, the torus network links, and the Ethernet I/O interface. A torus network link's bandwidth is approximately 1 Gbyte/s each for transmit and receive. In balance with the overall bandwidth of the six torus links attached to each NWP, the interface between the NWP and the Cell/B.E. processor has a bandwidth of 6 Gbytes/ s. (Because existing southbridges don't provide this bandwidth to the Cell/B.E., a commodity network solution is ruled out.)
Unlike other Cell/B.E.-based parallel machines,
in QPACE, node-to-node communications proceed directly from the LS of a processor's SPE to the LS of a nearest-neighbor processor's SPE. For communication, we don't move the data through the MM, and thus we reduce the performancecritical data traffic through the MM interface. Instead, we route them, via the EIB, from an LS directly to the Cell/B.E. processor's I/O interface. The PowerPC processor element isn't needed to control such communications. We expect the LSto-LS copy operations latency to be on the order of 1 μs.
communication Network
To start a communication, the sending SPE must initiate a DMA data transfer from its LS to a buffer attached to any link module. Once the data arrives in the buffer, the NWP will move the data across the network without the processor's intervention. On the other end, the receiving device must post a receive request to trigger the DMA data transfer from the NWP's receive buffer to the final destination. For the torus network links, we implement a lightweight protocol, which handles automatic data resend in case of CRC errors. The physical layer uses well-tested and cost-efficient commercial hardware components, which let us move the most timing-critical logic out of the FPGA. Specifically, we use the 10 Gbits/s XAUI transceiver PMC Sierra PM8358, which provides redundant link interfaces that we can use to select among several torus network topologies (as we describe in more detail later).
Implementing the link to the Cell/B.E. processor's I/O interface (a Rambus FlexIO bus) is much more challenging. At this point, we've connected an NWP prototype and a Cell/B.E. processor at a speed of 3 Gbytes/s per link and direction by using special features available in the Xilinx Virtex-5 FPGAs RocketIO transceivers. (So far, we've tested only a single 8-bit link; we'll use two links in the final design.)
overall Machine structure
We attach the node cards to a backplane through which we route all network signals. One backplane hosts 32 node cards and two root cards, each of which controls 16 node cards via an Ethernetaccessible microprocessor. One QPACE cabinet can accommodate eight backplanes, or 256 node cards. Each cabinet therefore has a peak doubleprecision performance of roughly 25 Tflops.
On the backplane, subsets of nodes are interconnected in a one-dimensional ring topology. If we select the primary or redundant XAUI links, we can select a ring size of 2, 4, or 8 nodes. Likewise, we can configure the number of nodes in the second dimension, in which the nodes are connected by a combination of backplane connections and cables. In the third dimension, we use cables. It's also possible to operate a large QPACE system of N cabinets as a single partition with 2 · N × 16 × 8 nodes.
i/o Network
We implement input and output operations using a Gigabit Ethernet tree network. Each node card is a tree endpoint connected to one of six cabinet-level switches, each of which has a variable number of Gigabit Ethernet uplinks, depending on bandwidth requirements. When we deploy QPACE, we expect typical lattice sizes of 48 3 × 96, which require a gauge field configuration of roughly 6 Gbytes. The available I/O bandwidth should thus allow us to read or write the database in O(10) seconds.
Power and cooling
We expect a single node card's power consumption to be less than 150 watts. A single QPACE cabinet will therefore consume roughly 35 kilowatts, which translates into a power efficiency of approximately 1.5 watts/Gflops. We're developing a liquid cooling system to reach the planned packaging density.
QPAce software
To operate the QPACE nodes, we'll use Linux running on the PowerPC processor element. As on most other processor platforms, we can't start the operating system directly after system startinstead, we first use a host firmware to initialize the hardware. The QPACE firmware will be based on Slimline Open Firmware (www-128.ibm.com/ developerworks/power/pa-slof); system startup is controlled by the root card microprocessor.
Efficiently implementing applications on the Cell/B.E. processor is more difficult compared to standard processors. To optimize large application codes on a Cell/B.E. processor, programmers face several challenges-they must, for example, carefully choose the data layout to maximize memory-interface utilization. Optimizing onchip memory use to minimize external memory accesses is mandatory. The program's overall performance also depends on how much code can be parallelized on-chip.
We apply two strategies to relieve the programmers' porting burdens. First, in typical LQCD applications, almost all cycles are spent in a few kernel routines (such as Equation 1). We'll therefore provide highly optimized assembly implementations for such kernels, possibly also making use of an assembly generator. Second, we'll leverage the work of the USQCD (US Quantum Chromodynamics) collaboration (www.usqcd. org/software.html), which has pioneered efforts to define and implement software layers to hide hardware details. Such a framework will let programmers build LQCD applications in a portable way on top of these software layers.
With QPACE, our goal is to implement the QCD message-passing (QMP) API, as well as (at least parts of) the QCD data-parallel (QDP) API, which includes operations on distributed data objects. QMP comprises all communication operations required for LQCD applications. It relies on the fact that these applications typically have regular and repetitive communication patterns, with data being sent between adjacent nodes in a torus grid (and therefore we don't need an API as general as MPI). We'll implement QMP on top of a few low-level communication primitives that might, for example, trigger data transmission via one particular link, initiate the receive operation, and allow the program to wait for completion of communications. Q PACE is an innovative approach to use a commodity multicore processor together with a custom network for building a scalable massively parallel machine for LQCD simulations. Directly connecting a custom network to a high-end commercial processor's I/O interface is a significant technological challenge. For QPACE, we were able to achieve this using an FPGA, but it might be highly nontrivial for other (multicore) processors. It also remains to be seen whether FPGAs will be able to cope with increasing bandwidth requirements in future developments.
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